

# ATTACHMENT A: SEARCH HISTORY

L Number	Hits	Search Text	DB	Time stamp
34	16841	semiconductor and memory and cell and array and (sense adj amplifier\$1)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/06/28 10:51
35	5615	(semiconductor and memory and cell and array and (sense adj amplifier\$1)) and (control with (generat\$3 with circuit))	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/06/28 11:08
36	2679	((semiconductor and memory and cell and array and (sense adj amplifier\$1)) and (control with (generat\$3 with circuit))) and (first with signal) and (second with signal) and (third with signal)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/06/28 11:09
37	1728	((semiconductor and memory and cell and array and (sense adj amplifier\$1)) and (control with (generat\$3 with circuit))) and (first with signal) and (second with signal) and (third with signal) and (first with (terminal or node)) and (second with (terminal or node))	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/06/28 11:09
38	280	((semiconductor and memory and cell and array and (sense adj amplifier\$1)) and (control with (generat\$3 with circuit))) and (first with signal) and (second with signal) and (third with signal) and (first with (terminal or node)) and (second with (terminal or node)) and (first with switch) and (second with switch) and (third with switch)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/06/28 11:10
39	176	((semiconductor and memory and cell and array and (sense adj amplifier\$1)) and (control with (generat\$3 with circuit))) and (first with signal) and (second with signal) and (third with signal) and (first with (terminal or node)) and (second with (terminal or node)) and (first with switch) and (second with switch) and (third with switch) and (power with supply) and ground	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/06/28 11:10
40	94	((semiconductor and memory and cell and array and (sense adj amplifier\$1)) and (control with (generat\$3 with circuit))) and (first with signal) and (second with signal) and (third with signal) and (first with (terminal or node)) and (second with (terminal or node)) and (first with switch) and (second with switch) and (third with switch) and (power with supply) and ground) and (fourth with switch)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/06/28 11:11
41	2	((semiconductor and memory and cell and array and (sense adj amplifier\$1)) and (control with (generat\$3 with circuit))) and (first with signal) and (second with signal) and (third with signal) and (first with (terminal or node)) and (second with (terminal or node)) and (first with switch) and (second with switch) and (third with switch) and (power with supply) and ground) and (fourth with switch) and (first with recycl\$3)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/06/28 11:11

42	1	(((((semiconductor and memory and cell and array and (sense adj amplifier\$1)) and (control with (generat\$3 with circuit))) and (first with signal) and (second with signal) and (third with signal)) and (first with (terminal or node)) and (second with (terminal or node))) and (first with switch) and (second with switch) and (third with switch)) and (power with supply) and ground) and (fourth with switch)) and (second with recycl\$3)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/06/28 11:12
43	94	(((((semiconductor and memory and cell and array and (sense adj amplifier\$1)) and (control with (generat\$3 with circuit))) and (first with signal) and (second with signal) and (third with signal)) and (first with (terminal or node)) and (second with (terminal or node))) and (first with switch) and (second with switch) and (third with switch)) and (power with supply) and ground) and (fourth with switch)) and (control with signal)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/06/28 11:12
44	80	(((((semiconductor and memory and cell and array and (sense adj amplifier\$1)) and (control with (generat\$3 with circuit))) and (first with signal) and (second with signal) and (third with signal)) and (first with (terminal or node)) and (second with (terminal or node))) and (first with switch) and (second with switch) and (third with switch)) and (power with supply) and ground) and (fourth with switch)) and (control with signal)) and (first with control)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/06/28 11:12
45	71	(((((semiconductor and memory and cell and array and (sense adj amplifier\$1)) and (control with (generat\$3 with circuit))) and (first with signal) and (second with signal) and (third with signal)) and (first with (terminal or node)) and (second with (terminal or node))) and (first with switch) and (second with switch) and (third with switch)) and (power with supply) and ground) and (fourth with switch)) and (control with signal)) and (first with control)) and (second with control) and (third with control)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/06/28 11:12
46	53	(((((semiconductor and memory and cell and array and (sense adj amplifier\$1)) and (control with (generat\$3 with circuit))) and (first with signal) and (second with signal) and (third with signal)) and (first with (terminal or node)) and (second with (terminal or node))) and (first with switch) and (second with switch) and (third with switch)) and (power with supply) and ground) and (fourth with switch)) and (control with signal)) and (first with control)) and (second with control) and (third with control)) and 365/\$7.ccls.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/06/28 11:13

47	5	(((((semiconductor and memory and cell and array and (sense adj amplifier\$1)) and (control with (generat\$3 with circuit))) and (first with signal) and (second with signal) and (third with signal)) and (first with (terminal or node)) and (second with (terminal or node))) and (first with switch) and (second with switch) and (third with switch)) and (power with supply) and ground) and (fourth with switch)) and (control with signal)) and (first with control)) and (second with control) and (third with control)) and 365/\$7.ccls.) and 365/207.ccls.	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/06/28 11:14
48	37	(((((semiconductor and memory and cell and array and (sense adj amplifier\$1)) and (control with (generat\$3 with circuit))) and (first with signal) and (second with signal) and (third with signal)) and (first with (terminal or node)) and (second with (terminal or node))) and (first with switch) and (second with switch) and (third with switch)) and (power with supply) and ground) and (fourth with switch)) and (control with signal)) and (first with control)) and (second with control) and (third with control)) and 365/\$7.ccls.) and (reduc\$3 with power)	USPAT; US-PGPUB; EPO; JPO; DERWENT; IBM_TDB	2004/06/28 11:14